Skip to content
View stenslae's full-sized avatar

Block or report stenslae

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
stenslae/README.md
  • 👋 Hi, welcome!

  • 🤠 I'm an Electrical Engineering undergrad at Montana State University. I like doing stuff in cybersecurity, embedded systems, and PCB design. I've worked on projects in CubeSat instrumentation and industrial data acquisition systems.

  • 🐎 Check out my Portfolio!

  • 📫 Reach me at: emma@stensland.com

Pinned Loading

  1. Portfolio Portfolio Public

    This is a collection of my favorite projects, with short summaries about what each project does.

  2. FPGA-TRNG FPGA-TRNG Public

    A custom NIST 800-22 & 800-90B validated Ring Oscillator TRNG built onto a Cyclone V SoC FPGA.

    VHDL

  3. SSD-CharacterizationBoard SSD-CharacterizationBoard Public

    Custom PCB that takes the charge pulse from a silicon strip radiation detector, and converts it to shaped gaussian pulses for further signal analysis and detector characterization.

  4. PulsarSideChannel PulsarSideChannel Public

    MATLAB framework for scrambling pulse signals, detecting leakage via DSP, and ranking PRNG seeds using brute‑force search.

    MATLAB