- ๐ช๐ธ Spanish (README.es.md)
- ๐ฌ๐ง English (README.md)
- de Deutsch (README.de.md)
This repository contains the complete design, documentation, and implementation files of a custom-built 4-bit Arithmetic Logic Unit (ALU) developed in Logisim.
The project demonstrates the construction of a functional digital logic module capable of performing essential arithmetic, logical, and comparison operations โ serving as a foundational component in simple processor architectures.
This ALU was fully designed, simulated, and documented as an individual engineering project.
Main Sections
- ๐ง ALU-Module/ โ Logisim circuit files
- ๐ Docs/ โ Diagrams, logic tables, architecture notes
- ๐ผ๏ธ Images/ โ Screenshots of simulations
- ๐ Report/ โ Technical documentation (PDF)
Other/
- ๐งช Experimental test circuits
- ๐ Small logic prototypes and drafts
This ALU implements a complete set of core digital operations, including:
- โ Addition
- โ Subtraction
- ๐ XOR
- ๐งฑ AND / OR
- โ NOT (A)
- ๐ฐ Comparator (A > B)
- ๐ค 4-bit output + Carry/Overflow flag
- ๐๏ธ Includes a D flip-flop register for sequential storage
It was built using:
- Full adders
- Multiplexers
- Decoders
- Logic gates
- Standard Logisim components
The goal was to apply principles from Boolean algebra, combinational circuits, and sequential logic to model a realistic, modular ALU suitable for educational processor architectures.
- Digital logic design
- Circuit modularization
- Logisim simulation
- Truth table construction
- Design of combinational and sequential systems
- Technical documentation and architecture description
- ๐ Email: spablocavieres@gmail.com
- ๐ Portfolio: https://portafoliopablodecristo.netlify.app
- ๐ LinkedIn: https://www.linkedin.com/in/pablodecristo